publication venue for
- Automated trace signals identification and state restoration for improving observability in post-silicon validation 2008
- On Automated Trigger Event Generation in Post-Silicon Validation. 2008
- Scan latch partitioning into multiple scan chains for power minimization in full scan sequential circuits 2000
- Efficient BIST Hardware Insertion with Low Test Application Time for Synthesized Data Paths. 60. 1999