related documents 50 nm Vertical Replacement-Gate (VRG) pMOSFETs Conferences SALVO process for sub-50 nm low-V/sub T/ replacement gate CMOS with KrF lithography Conferences
