On Trace Assertion Method of Module Interface Specification with Concurrency

The trace assertion method is a formal state machine based method for specifying module interfaces [1],[9][1, 9]. It can be seen as an alternative to algebraic specification technique. We extend the sequential model presented in [9][9] by allowing simple concurrency.