publication venue for
- An automated SAT-based method for the design of on-chip bit-flip detectors 2017
- FPGA acceleration of enhanced boolean constraint propagation for SAT solvers 2013
- In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation 2011
- Hardware/software co-testing of embedded memories in complex SOCs 2003