related documents Scan Latch Partitioning into Multiple Scan Chains for Power Minimization in Full Scan Sequential Circuits Conferences