Time/Area Tradeoffs in Testing Hierarchical SOCs With Hard Mega-Cores

Motivated by the presence of mega-cores in hierarchical systems-on-a-chip, this paper describes a new framework for the design space exploration of multi-level test access mechanisms. The proposed solution can rapidly analyze the tradeoffs between test application time and area overhead and it facilitates test data re-use for hard mega-cores.