Home
Scholarly Works
MultiLoop: efficient software pipelining for...
Conference

MultiLoop: efficient software pipelining for modern hardware

Abstract

This paper is motivated by trends in processor models of which the Cell BE is an exemplar, and by the need to reliably apply multi-level code optimizations in safety-critical code. A MultiLoop is a loop specification construct designed to expose in a structured way details of instruction scheduling needed for performance-enhancing transformations. For a representative collection of examples from scientific computation, we have shown that MultiLoops can be used to express software branch prediction, completely eliminating branch misses. For some examples, transformations so enabled reduce code size by a factor of two, and in other examples reduce execution time by a factor of two.

Authors

Anand CK; Kahl W

Pagination

pp. 260-263

Publisher

Association for Computing Machinery (ACM)

Publication Date

December 1, 2007

DOI

10.1145/1321211.1321242

Name of conference

Proceedings of the 2007 conference of the center for advanced studies on Collaborative research - CASCON '07

ISSN

1705-7361
View published work (Non-McMaster Users)

Contact the Experts team