Home
Scholarly Works
Equivalence Verification of Timed Transition...
Conference

Equivalence Verification of Timed Transition Models

Abstract

This paper describes how the Timed Automata Modeling Environment (TAME) has been modified to provide a formal model for Time Transition Models (TTMs) in the PVS proof checker. State-event equivalences (extensions of Milner's observation equivalences) are also formalized in PVS for state-event labeled transition systems (SELTS), the underlying semantic model of TTMs. These theories are used to verify a real-time control system.

Authors

Lawford M; Zhang H

Pagination

pp. 155-164

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Publication Date

January 1, 2004

DOI

10.1109/csd.2004.1309128

Name of conference

Proceedings. Fourth International Conference on Application of Concurrency to System Design, 2004. ACSD 2004.
View published work (Non-McMaster Users)

Contact the Experts team