Home
Scholarly Works
Resource-constrained FPGA Design for Satellite...
Conference

Resource-constrained FPGA Design for Satellite Component Feature Extraction

Abstract

The effective use of computer vision and machine learning for on-orbit applications has been hampered by limited computing capabilities, and therefore limited performance. While embedded systems utilizing ARM processors have been shown to meet acceptable but low performance standards, the recent availability of larger space-grade field programmable gate arrays (FPGAs) show potential to exceed the performance of microcomputer systems. This work proposes use of neural network-based object detection algorithm that can be deployed on a comparably resource-constrained FPGA to automatically detect components of non-cooperative, satellites on orbit. Hardware-in-the-loop experiments were performed on the ORION Maneuver Kinematics Simulator at Florida Tech to compare the performance of the new model deployed on a small, resource-constrained FPGA to an equivalent algorithm on a microcomputer system. Results show the FPGA implementation increases the throughput and decreases latency while maintaining comparable accuracy. These findings suggest future missions should consider deploying computer vision algorithms on space-grade FPGAs.

Authors

Ekblad A; Mahendrakar T; White R; Wilde M; Silver I; Wheeler B

Volume

00

Pagination

pp. 1-9

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Publication Date

March 11, 2023

DOI

10.1109/aero55745.2023.10115681

Name of conference

2023 IEEE Aerospace Conference
View published work (Non-McMaster Users)

Contact the Experts team