Home
Scholarly Works
A Novel Programmable Variation-Tolerant RRAM-based...
Conference

A Novel Programmable Variation-Tolerant RRAM-based Delay Element Circuit

Abstract

A programmable delay element (DE) circuit based on Resistive Random-Access Memory (RRAM) with delay range from ~100 ps to ~1 ns is proposed. Impacts of RRAM resistance on delay range and power consumption of the circuit are analyzed. An improved circuit structure utilizing RRAMs in parallel is proposed to reduce impact of RRAM variability to DE circuit.

Authors

Pan K; Tosson AMS; Zhou NY; Wei L

Volume

00

Pagination

pp. 1-2

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Publication Date

November 10, 2021

DOI

10.1109/nanoarch53687.2021.9642239

Name of conference

2021 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)
View published work (Non-McMaster Users)

Contact the Experts team