Frame buffer architecture for parallel vector generation

An intelligent frame buffer architecture is proposed for parallel and distributed line scan-conversion. The architecture is of the type of wavefront array processors. It is demonstrated that the new frame buffer architecture achieves extremely high throughput and yet with very low frame buffer bandwidth requirement in scan-conversion, providing a solution to the bottleneck problem of pushing pixels into the frame buffer.