Power Constrained Test Scheduling Using Power Profile Manipulation

This paper presents a novel power profile manipulation technique which improves the test application time of existing power constrained test scheduling algorithms. This is achieved by test sequence reordering and rotation combined with a new power approximation model. Experiments using benchmark circuits show that use of this technique can lead to savings up to 25% in test time.