Home
Scholarly Works
Junction delineation of 0.15 /spl mu/m MOS devices...
Conference

Junction delineation of 0.15 /spl mu/m MOS devices using scanning capacitance microscopy

Abstract

With the increased scaling down of MOSFET dimensions, delineation of the p-n junction becomes increasingly important. We have studied cross-sectioned 0.15 micron process MOSFETs using a newly developed technique, scanning capacitance microscopy (SCM), and report the first direct measurement of the channel length for these state-of-the-art devices. Using a device simulator we have quantitatively established the connection between the dopant profile and the SCM response while scanning across a p-n junction. This allows us to determine the position of the p-n junction from the SCM measurements.

Authors

Kleiman RN; O'Malley ML; Baumann FH; Garno JP; Timp GL

Pagination

pp. 691-694

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Publication Date

January 1, 1997

DOI

10.1109/iedm.1997.650477

Name of conference

International Electron Devices Meeting. IEDM Technical Digest

Conference proceedings

International Electron Devices Meeting 1998 Technical Digest (Cat No98CH36217)

ISSN

0163-1918

Labels

Fields of Research (FoR)

View published work (Non-McMaster Users)

Contact the Experts team