publication venue for A 4Gb/s CMOS fully-differential analog dual delay-locked loop clock/data recovery circuit 2003 Low power high speed I/O interfaces in 0.18 μm CMOS 2003
