related documents A framework for scheduling DRAM memory accesses for multi-core mixed-time critical systems Conferences Reverse-engineering embedded memory controllers through latency-based analysis Conferences
