related documents Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs Conferences
