A High-Throughput Maximum a Posteriori Probability Detector

This paper presents a maximum a posteriori probability (MAP) detector, based on a forward-only algorithm that can achieve high throughputs. The MAP algorithm is optimal in terms of bit error rate (BER) performance and, with Turbo processing, can approach performance close to the channel capacity limit. The implementation benefits from optimizations performed at both algorithm and circuit level. The proposed detector utilizes a deep-pipelined architecture implemented in skew-tolerant domino and experimentally measured results verify the detector can achieve throughputs greater than 750 Mb/s while consuming 2.4W. The 16-state EEPR4 channel detector is implemented in a 0.13$\ \mu{\hbox {m}}$ CMOS technology and has a core area of 7.1 ${\hbox {mm}}^{2}$.