Home
Scholarly Works
Deadtime Compensation Method for Synchronous...
Journal article

Deadtime Compensation Method for Synchronous Optimal Pulsewidth Modulation

Abstract

Synchronous optimal pulsewidth modulation (SOPWM) techniques are widely recognized for their superior total harmonic distortion (THD) performance compared to other PWM techniques. However, their effectiveness is highly reliant on the precise switching of semiconductor devices in the voltage source inverters (VSIs). In practice, VSIs require a deadtime between the switching of upper and lower semiconductor switches to prevent short-circuiting the dc-link, which introduces a non-negligible difference between the optimal pulse pattern (OPP) and the actual output voltage waveforms. These errors result in increased THD as well as magnitude and phase shift errors in the output voltage, leading to a noticeable deterioration in the overall performance in SOPWM-controlled VSIs. To address these issues, this article presents a novel deadtime compensation method specifically designed for SOPWM techniques used in VSIs. The proposed method manipulates the reference voltage angle in real-time, modifying the OPP to eliminate errors caused by the deadtime, turn-on and turn-off delays of switches. Simulation and experimental results demonstrate that the proposed method substantially mitigates the adverse effects of deadtime on SOPWM-controlled two-level VSIs, ensuring that the output voltage waveforms closely match the expected output voltage waveform. Experimental results show up to 14% lower current THD and up to 8% lower voltage THD compared to SOPWM without compensation. Furthermore, the proposed method is versatile, offering compatibility with both open-loop and closed-loop control strategies, thereby enhancing the reliability and efficiency of SOPWM across a wide range of applications.

Authors

Batkhishig B; da Costa Gonçalves PF; Nahid-Mobarakeh B; Pietrini G; Baranwal R; Singh YV; Emadi A

Journal

IEEE Journal of Emerging and Selected Topics in Industrial Electronics, Vol. 7, No. 1, pp. 200–209

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Publication Date

January 1, 2026

DOI

10.1109/jestie.2025.3617868

ISSN

2687-9735

Contact the Experts team