An Embedded Architecture for DDR5 DFE Calibration Based on Channel Stimulus Inversion
Journal Articles
-
- Overview
-
- Research
-
- Identity
-
- Additional Document Info
-
- View All
-
Overview
publication date
has subject area
published in
Research
keywords
-
ALGORITHM
-
Computer Science
-
Computer Science, Hardware & Architecture
-
DDR5
-
EQUALIZATION
-
Engineering
-
Engineering, Electrical & Electronic
-
FAST IMPLEMENTATION
-
LMS
-
PERFORMANCE
-
RECOVERY
-
SYSTEMS
-
Science & Technology
-
TOEPLITZ MATRICES
-
Technology
-
decision feedback equalizer (DFE)
-
embedded architecture
-
inter-symbol interference (ISI)
-
memory calibration
-
signal integrity
Identity
Digital Object Identifier (DOI)
Additional Document Info