Home
Scholarly Works
A Virtual Space Vector Modulation Technique for...
Journal article

A Virtual Space Vector Modulation Technique for the Reduction of Common-Mode Voltages in Both Magnitude and Third-Order Component

Abstract

A virtual space vector modulation technique reducing both magnitude and third-order harmonic component of the common-mode voltage (CMV) in a two-level voltage-source inverter (VSI) is proposed in this paper. The presented method employs a set of virtual space vectors constructed from original stationary space vectors to conduct modulation. Since the created virtual vectors have the lowest instantaneous and zero average CMVs, both the magnitude and third-order harmonic component of the generated CMV are reduced, contributing to better overall CMV performance and common-mode filter design in VSI applications. Three variants of the proposed modulation method using different virtual space vector combinations are presented. The concept of the virtual space vector modulation technique demonstrated with two-level inverter in this paper can also be extended to multilevel inverters. Simulation and experimental results, as well as comparisons with existing methods are provided to verify the proposed technique.

Authors

Tian K; Wang J; Wu B; Xu D; Cheng Z; Zargari NR

Journal

IEEE Transactions on Power Electronics, Vol. 31, No. 1, pp. 839–848

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Publication Date

January 1, 2016

DOI

10.1109/tpel.2015.2408812

ISSN

0885-8993

Contact the Experts team