Home
Scholarly Works
Power Minimisation Techniques for Testing Low...
Journal article

Power Minimisation Techniques for Testing Low Power VLSI Circuits

Authors

Nicolici N; Al-Hashimi B

Journal

, , ,

Contact the Experts team