Power Minimisation Techniques for Testing Low Power VLSI Circuits Journal Articles