Clock/data recovery circuit for multi-channel high-speed interconnects / Journal Articles