Clock/data recovery circuit for multi-channel high-speed interconnects / Academic Article uri icon

  •  
  • Overview
  •