Home
Scholarly Works
Bit-Error Resilient Index Assignment for Multiple...
Journal article

Bit-Error Resilient Index Assignment for Multiple Description Scalar Quantizers

Abstract

This paper addresses the problem of increasing the robustness to bit errors for two description scalar quantizers. Our approach is to start with an $m$ -diagonal index assignment and further apply a permutation to the indexes of each description to increase the minimum Hamming distance $d_{\rm min}$ of the set of valid index pairs. In particular, we show how to construct linear permutation pairs achieving $d_{\rm min}\geq 3$ , and establish a lower bound in terms of the description rate $R$ , for the highest value of $m$ for which such permutations exist. For the case when one description is known to be correct, we propose a new performance measure, denoted by $d_{\rm {side, min}}$ . This represents the minimum Hamming distance of the set of indexes of one description, when the index of the other description is fixed. We prove the close connection between the problem of robust permutations design under the new criterion and the antibandwidth problem in a certain graph derived from a hypercube. Leveraging this connection, we settle the problem of existence of permutations achieving $d_{\rm {side, min}}\geq 2$ , respectively $d_{\rm min}\geq 2$ , and show their construction. Further, we develop a technique for constructing linear permutation pairs achieving $d_{\rm {side, min}}\geq h$ based on linear ( $R, \lceil \log _{2} m \rceil $ ) channel codes of minimum Hamming distance $h+1$ . In addition, tight bounds in terms of $R$ , on the maximum achievable value of $d_{\rm {side, min}}$ are derived for $m=2,3,4$ .

Authors

Dumitrescu S; Wan Y

Journal

IEEE Transactions on Information Theory, Vol. 61, No. 5, pp. 2748–2763

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Publication Date

May 1, 2015

DOI

10.1109/tit.2015.2413780

ISSN

0018-9448

Contact the Experts team